|
|
Design Compiler Ultra (DC Ultra)
Design Compiler® Ultra (DC Ultra) is the best-in-class, production RTL synthesis solution enabling users to meet today’s design challenges such as fastest timing, smallest area, lowest power consumption and highest test coverage in the shortest design cycle time. DC Ultra achieves this by concurrently applying its unique algorithms to optimize for timing, area, power and test.
DC Ultra includes innovative Topographical technology that enables a predictable flow resulting in faster time to results by eliminating costly iterations between synthesis and layout. Topographical technology accurately predicts post-layout results such as timing, power and area in synthesis to help designers reduce costly iterations between synthesis and physical implementation.
Key benefits:
- Delivers best Quality of Results (QoR) in terms of area, timing, power and test
- Results correlate to physical implementation
- Removes timing bottlenecks by creating fast critical paths
- Offers more flexibility for users to control optimization on specific areas of designs
- Enables higher efficiency with integrated static timing analysis, test synthesis and power synthesis
- Support for multi voltage and multi supply
- 2X faster runtime on quad-core compute servers
For more information, please see here...
  Back to Synopsys
|
|
Sitemap 
